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ABSTRACT 
The purpose of this paper 1s to undertake a survey 
of state of the art high speed bipolar bit slice mlcro-
processor elements. Three systems are discussed: The 
2900 microprocessor family; the 10800 mlcroprocessor 
family and the 8X02 microcontroller. A description of 
the microprocessor and microprogram controller elements 
for each family is presented and an example of the 2900 
family is discussed . 
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I. INTRODUCTION 
Sinc e the appe a rance of the microprocessor and , 
microcompute r i n the early 1970's, the microprocessor 
has continually changed in a technological evolution. 
With the advent of large scale integrated (LSI) cir-
cult technology , t he microprocessor has become cheaper, 
smaller, faster , more flexible and requires less power 
[1 , 2] . The f i r st t ype of LSI technology used to manu-
facture microproc essor s consisted of metal oxide semi-
conductor (MOS) device s. These devices were characterized 
by single chip processors and relatively slow execution 
speeds . As demand f or g reater speed arose, the bipolar 
Schottky , and emi t te r coupled logic (ECL) technology were 
developed . Wi t h this technology the bit slice micro-
processor wa s developed- Its characteristics consist of 
rnul t i ple CPU devices,. programmable instruction sets, and 
i n c reased speeds o f 10 to 1 (over MOS microprocessors) . 
I t is t h e r efore the intent of this paper to present 
i nform ti on conce rning the state of the art high speed 
bipolar bit slice microprocessors. Elements of three 
2 
systems are discussed and an example of one system 
implementation is presented. 
To provide current information associated with 
the bit slice microprocessors, the industry was sur-
veyed. The survey revealed the major technology used 
was bipolar Schottky, with a minor usage being that 
of emitter co pled logic [3,4]. This paper therefore 
presents the 2900 family, and 8X02 controller as 
bipolar Schottky devices, and the 10800 family as the 
emitter coupled logic devices. 
II . THE MICROPROCESSOR FAMILIES 
The bit slice m1croproce ssor fami l ies discussed 
consist of the AM 2900 family , t h e MC 10800 family, and 
the 8X02, a microprogram s e q ue n cer. The discussion of 
these microprocessor familie s is based upon the archi-
tecture of the microprocessor , its control and its 
interface within a computer system . The mi croprocessor 
may be functionally split i nto the sections of processing, 
control, and interface (Figur e 1 ). The processing section 
provides data manipulation 1 tempor ary data storage, and 
status information associated wi th the data manipulation. 
The control section provides cont rol ove r data trans f e r s, 
d ta manipulation, status information mon itoring and 
program sequencing . The interfac e sect ion provides a 
communication link between memo ry dev ice s, input-output 
devices and the processing/control sections. 
The bit slice microproc e ssor i s an architecture o f a 
microprocessor which contain s s egmented processor and 
control sections . It is from this segmenting that the 
term "bit slice" is derived . The s e segments are totally 
independent sections , which c a n b e c a scaded to yield a 
3 
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5 
microprocessor design dependent upon a specific applica-
tion.. The term "bit slice 11 will hereafter be replaced 
by the term "segment" . 
The AM 2900 fami l y is a product of the Advanced 
Micro Devices (AMD) Company . It utilizes LSI low-power 
Schottky technology and was first introduced in 1975. 
Today, this family of devices is widely used and second 
sourced by several other manufacturers. 
In developing the 2900 family, AMD selected eight 
functional areas for device development. The eight areas 
chosen were data manipulation, microprogram control, 
input/output control, memory control, direct memory access 
control, priority interrupt control, and control panel 
operat1on. Of these, the main functions of interest are 
data manipulation, and microprogram control .. 
To provide the data manipulation and the nicroprogram 
control, Advanced Micro Devices developed a four bit 
microprocessor and a four bit microprogram controller. 
These areas are further separated into the 2901 and 2903 
microprocessors for data manipulation, and the 2909, 2910 
and 2911 sequencers for microprogram control. 
The MC 10800 family is a product of Motorola Semi-
Conductor Products . It utilizes LSI emitter coupled logic 
(ECL) technology and was first announced in 1976 [6]. 
6 
Today this family consist s of f o u r devices with the 
sole source supplier b e i ng Motorola. 
In developing the 10 800 bi t slice family, Motorola 
selected four functional areas f or dev ice development. 
The areas chosen were data manipulation, microprogram 
control, memory interface c ontrol, and timing. The main 
functions of interest are data manipulation and micro-
program control. 
To provide these funct i ons , Mo t o r ola has developed 
a family of segmented devices . Each device is organized 
in a four bit wide configuration . The d ata manipulation 
function is handled by the arithmetic logic unit (ALU), 
hich is designated the 10800 devi ce . The mlcroprogram 
control function is provided by the 10 801, whereas the 
memory interface and timing funct i o ns a re handled by the 
10803 and 10802, respect i vely [7 , 8 ]. 
The 8 02 microprogram s equencer lS a product of 
the Signetics Corporation. It utilizes LSI low-power 
Schottky technology and was f irst announced in 1977. 
Today, this device is on l y s upp lied by Signetics [9]. 
When studying these microp rocessor familie s , the 
topics of system comp l exi t y and timing became of interest. 
To cover these topics , two comp arisons will be discussed. 
For data manipulation , a comp arison betwe en the 2901 
7 
microprocessor and 10800 microprocessor architectures 
will be discussed . For microprogram control, a comparison 
between the 2911 microprogram sequencer, the 10801 micro-
program sequencer and the 8X02 microprogram sequencer 
will be discussed. However, prior to the comparisons, a 
brief description of each device will be given. 
III. THE MICROPROCES SOR SEGMENTS 
The functional area of data manipulation lS pro-
vided by the microprocessor segments of the 2900 and 
10800 famllies .. These segments consist of the 2901 . 
microprocessor and the 10800 microprocessor. A brief 
descrlption of each microprocessor will be presented. 
The 2901 is a four bit wide bipolar microprocessor 
segment ,. The ma1.n elements of this device consist of 
a high speed arithmetic logic unit (ALU), and a sixteen 
v1ord by four bit random access me mory (RAM) ; Figure 2 .. 
The random access memory is a two port addressable 
memory w1.th data selection be i ng provided by the A. or B 
address words. The RAM input is provided by a three 
input multiple er used to select the ALU output in a non-
shifted, shift right or shift left configuration. During 
the process the B word address is used to designate the 
memory address . The RAM output is provided by two outputs, 
A and B. Each of these ports are linked to output latches. 
The latch outputs therefore provide an ALU input. 
The arithmetic logic unit is a high speed element 
which performs binary arithmetic and logic operations. 
The input to the ALU is provided by a data source selector. 
8 
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This s elector provides the ability of selecting five 
data sources fo r the tv1o ALU inputs , R and s The data 
sources available consist of a direct data source 
(e ternal to the segment) , the A and B output ports of 
the , a zero valued input and the output of the Q 
register . The output of the ALU is provided by the F 
port . This port provides the ALU output to the output 
data selector, the Q register and the shlft network. 
LU status contra ~s provided by five signals They 
consist of a carry in (CI ) , carry out (C +4), carry 
generate (G), carry propergate (P), and overflow sig als. 
The o tput of the 2901 microprocessor is provided b. 
the output port. The source of this port is deter i ed 
by the output data se ector . This device rovides the 
capabi ity of selecting he A ou put por~ or the ALU 
output port as the m·croprocessor output 
The 10800 is a four bit wide mitt r coupled logic 
device. The main eleme t of t is device consists of an 
arithmetic logic unit, and an accumulator (Figure 3). 
The a -ithmetic logic unit is a high speed element 
which performs binary arithmetic , BCD arithmetic, and 
logical oper tions. To provide inputs to the LU, a 
multiplexer, and latch/mask network re u e . 
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12 
be selected as ALU inputs. To provide status control 
for the ALU, six signals are provided. They consist of 
a carry in (CIN) , carry out (COUT) , group propagate (PG), 
group generate (GG), overflow (OF) and parity carry (PAR 
CAR) signals. At the output of the ALU is a shift network. 
This network provides shift left, logical shift right, 
arithmetic shift right, and ripple through operations. 
Status control of the shift network is provided by the 
zero detect ( ZD) and parity results (PAR RES) signals. 
The o tput of this network is provided to the accumulator. 
Fo r 1nterconnection of segments, the Rl and R4 signals are 
available . These signal paths allow shifted data to be 
transfered to other segments. 
The accumulator is a high speed element used as a 
temper ry storage register for any repeated numerical 
oper tion . Input select1on to the accumulator is provided 
by a four input mult iplexer. Input data may be selected 
from the shift network, the input port, the output port, 
or the accumulator itself. The output of the accumulator 
provides data to the ALU input, the ALU multiplexer input, 
and the output port . 
The 10800 microprocessor provides three input ports 
and two output ports. This interface is accomplished by 
13 
two bJ.directed ports (I and 0) and a single direction 
input port (A) • 
IV. THE MICROPROGRAM CONTROL SEGEMENTS 
The functional area of microprogram control 1s 
provided by the microprogram sequencer segments. These 
segments consist of the 2911 microprogram sequencer, 
the 10801 microprogram sequencer, and the 8X02 micro-· 
program sequencer . A brief description of each 
sequencer will be presented. 
The 2911 microprogram sequencer is a four bit wide 
segment. I he main e l ements consist of an address 
register, a microprogram. counter register 1 a four \vord 
last- in- first- out stack, and an input multiplexer as 
shown in Figure 4 
The multiplexer is a four input element used to 
select t e address register, the direct inputs (i.e. 1 
inputs e ternal to the segment) 1 the microprogram counter 
or the stack as the source of the next microinstruction 
address. The next address control for the 2911 micro-
program sequencer is provided by five input signals. 
They consist of two multiplexer select signals (SO, Sl), 
a register enable (RE) signal, a file enable signal and 
a push/pop signal. 
The microprogram counter consists of an incrementer 
14 
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16 
followed by a register. Carry 1n (CIN) and carry out 
(CN+4) signals are provided in the incrementer to allow 
for cascading of several segments. 
The stack consists of a four word file with built 
1n stack pointer. Each word 1n the file is 4 bits wide. 
The stack pointer is used as an up/down counter, with 
separate file enable and push/pop inputs being provided. 
At the output of the multiplexer, a zero input 
signal is provided. This signal is used in conjunction 
with combinational logic to force all multiplexer output 
lines to a zero state. The output of this logic is 
connected to the microprogram counter incrementer input 
and to the 2911 output port (Y). 
The 10801 microprogram sequencer is a four bit wide 
segment The main elements consist of an address register, 
three general purpose registers, a last-in-first- out 
four ord stack, an incrementer and a next address logic 
network as shown ln Figure 5. 
The memory address register (CRO) holds the present 
microprogram address . The inputs to this register are con-
trolled by the next address logic and consist of the 
repeat register (CRl) , the instruction register (CR2) , the 
st ck, the incrernenter, the next address (NA) input, the 
status register (CR3) , the memory address register (CRO) , 
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18 
the input port (I Bus) , and the output port (0 Bus) . The 
selection of the specific source is determined by t he 
next address control logic. This next addres s control 
logic performs the function of selecting the next address. 
The repeat/counter regist.er (CRl) is designed to be 
an index counter. This is used for repeating single or 
multiple microinstruction routines. A second use for 
this register is that of a temporary storage register. 
During branch instructions the present contents of the 
address register are stored in the repeat/counter regis -
ter. This address may then be transferred back to the 
address register when a repea t instruction is requested. 
The instr ction register {CR2) is used as an instruc-
tion storage register. After a memory fetch has occurred, 
the subsequent Inemory branchi!lg address can be stored in 
the instruction register . This data can then be trans-
ferred through the next address logic to the address 
register (CRO} for addressing the next microinstruction. 
The status register (CR3) is used for storing flag 
' nformation. It can be loaded from the next address 
lines (i. e ., NA0-NA3) or input bus lines (i.e., I Bus). 
Each bit can be set or cleared from the DIN input. 
Control is provided by the status control logic. With 
this capability, the CR3 status information can be used 
with e ternal information for generating special branch 
19 
conditions. 
The stack 1s a four word LIFO file consisting of 
registers CR4-CR7 . Each word is 4 bits wide. Control of 
the push/pop operation is determined by the four input 
lines and the next address logic. Information transfers 
between the stack and the input and output bus ports are 
controlled by select lines CS6-CS7. The Stack Full 
status indication is provided by monitoring CR7 for non-
zero information. 
The incrementer provides an interfac.e between the 
ne t address control logi c and the address register. It 
is used in conjunction with the microprogram control 
instructions to provide sequential execution of the micro-
program or to increment the index register (CRl) for 
repeated microinstructions . Sequential execution of the 
microprogram ·s provided by adding the contents of the 
address register and the carry in (CIN) signal. The 
carry in and carry out (COUT) signals are used when cas-
cading to larger addresses. 
The 8X02 is a ten bit wide microprogram unit. The 
main elements consist of an address register, an address 
multiplexer, a last-in-first-out four word stack, and a 
ne _t address logi c decode network as shown in Figure 6. 
The address register consists of ten D-type flip-flops 
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21 
with a common enable signal. This register is loaded on 
the leading edge of a low to h~gh clock transition, with 
the data input being provided by the address multiplexer. 
The address multiplexer is used to select the source 
of the next microcode address. 'These sources consist of 
the direct input, a plus 1 adder, a plus 2 adder, the 
stack and the zero input signals. · The source selection 
is controlled by the decode logic circuit which decodes 
the address control functions and the test input signal. 
The address control functions are eight instructions used 
to control the next address , the stack, and the stack 
pointer. 
The stack is a ten bit by four word file register. 
This file is used as a first -in-last-out device with the 
stack pointer indicating the next address. The input to 
the stack is provided by a multiplexer. This multiplexer 
is used to designate the memory address register, the MAR 
incremented by one, or the MAR incremented by two. The 
selection control of this multiplexer and the stack 
operation are provided by the decode logic circuit. The 
output of the stack provides an input to the address 
multiplexer. 
The direct input (i. e., BO-B9) is used to provide 
branch addressing capabilities to the controller. In 
22 
conjunction with the branch input, the zero input signal 
is used. The decode logic allows the address multi-
plexer to select a zero valued input. The next address 
is therefore forced to be a zero. 
The next address control functions are used to pro-
vide flexible sequence control. Implementation of these 
functions is provided by the decoded address control 
(AC0-AC2) signals and the test input. 
Located at the controller's output is an output 
buffer. This element provides tri-state logic at the 
8X02 address output and is controlled by a common enable 
signal (E ) . 
V. SYSTEM COMPLEXITY AND TIMING 
The study of the 2900 microprocessor family, the 
10800 microprocessor family, and the 8X02 microprogram 
sequencer has been based upon the arthietectures of the 
rn1croprocessor and rn1croprogram control segment. The 
topics of system complexity and timing become of great 
importance when a system is to be· implemented. These 
topics will be discussed in the following paragraphs. 
The topic of system complexity is separated into micro-
processor and microprogram control segment comparisons. 
T e timing topic is covered by a comparison of a 2901 
microprocessor/2911 microprogram sequencer architecture 
tlit that of a 10800 microprocessor/1080 1 micropr~gram 
sequencer architecture. 
A comparison of the 2901 and 10800 microprocessor 
arch1tectures exhibits two main differences. First, the 
10800 microprocessor does not have a register file, and 
secondly , the input/output port organization between the 
two microprocessors differ with the 10800 using bidirec-
tional ports and the 2901 using single directional ports 
(Figures 2 and 3) . It 1s from these items that the 10800 
implementation becom.es more complex than the 2901 imple-
23 
24 
mentation . The 1 0800 mi crop rocessor contains no internal 
register file , and t herefor e e x ternal memory must be 
linked to the micropr ocessor . More control is then 
required to maintain t h is memory l i nk. A second point of 
concern is the bidirec tional d ata ports. Since the ports 
provide bidirectional data proce ssing, additional control 
over the port is required. 
A comparison of the 2911, 1 0 801 and 8X02 rnlcroprogram 
sequencer architecture exhibits t wo differences. First, 
the 2911 and 8X02 microprogram sequenc e s use address multi -
plexers, the 10801 uses a next address log ic network. 
Secondly, the 2911 and 8X02 sequenc e r s u se single direc-
tional data ports, the 10801 uses bidirection al ports as 
shown in Figures 4, 5 and 6 . 
The 2911 sequencer architecture lS c entered around 
an address multiplexer. This element p rovides next address 
selection from four sources, with the nex t address logic 
control (S0 1 Sl) being provided by a dev ice external to the 
2911 sequencer. The multiplexer 's o u t p ut is provided by a 
single unidirectional port. 
in architecture to the 2911. 
The 8X02 seq uencer is similar 
Th e 8X02 also makes use of an 
address multiplexer with address sele c t ion being provided 
from five sources. The next addre ss control of the multi-
plexer is provided by a decode logi c network external to the 
25 
8X02 controller. The multiplexer output consists of a 
single unidirectional port. The 10801 microprogram 
sequencer's architecture 1s based upon a next address 
logic network. The next address logic netv1ork is a multi-
plexer where the address source selection is determined 
by the instructional control. Data access to the 10801 
sequencer is provided by three bidirectional ports, the I 
Bus, the 0 Bus and the extender bus. Each port may 
receive or transmit microprogram address data. 
To this point, the microprocessor and microprogram 
control segements have been compared separately. However, 
to investigate the timing of these segments an architecture 
involving a combination of the s ,egments is required. To 
perform this investigation, two similar architectures for 
the 2901/2911 and the 10800/10801 systems are used. For 
each system a 16 bit microprocessor, a sequencer, a micro-
program memory and a pipeline register are configured. 
Figure 7 presents the 2901/2911 architecture whereas 
Figure 8 presents the 10800/10801 architecture. 
The evaluation of each system in·volves two aspects. 
First, the operation to be compared between the two sys-
tems must be defined and secondly, the data path loop and 
the control path loop must be considered. The operation 
used for comparison is an add being performed with the 
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microprocessor register file supplyi ng the operands. The 
resultant is then transferred to an output register. For 
each system, a look ahead carry device is used in the 
cascading of the microprocessor segments. The times 
used to accumulate a minimum cycle time for each system 
are max1mum propagation delays determined at a 25 degree 
centrigrade temperature. 
For each of the 2901/2911 and 10800/10801 systems, a 
data loop time and control loop time will be g1ven. The 
minimum cycle time of the system will be the max1mum 
value of the data or control time. Referring to Figure 
8, the 10800/10801 timing is as follows: 
Location 
A 
B 
c 
c 
c 
D 
Data Loop 
Clock to output (MC10176) 
R.F. Address to A/0 bus 
(MClO 14 5) 
A Bus/0 Bus to P,G 
( Cl0800) 
P,G to Cout 
( -1cl0 179 - look 
ahead carry) 
Cn to I Bus 
(sum carry out) 
Register setup time 
Time (nsec) 
5 
24 
21 
6 
20 
5 
-sin seconds 
29 
Location Contro l Loop Time (nsec) 
A Cloc k t o outp u t 5 
(MC101 7 6 ) 
D Address se lec t to output 33 
(MC l O 80 1) 
E Memory acce s s 25 
(MClO 49 ) 
A Pipeline s e t up 5 
68n seconds 
Reviewing the above d ata , t h e data loop time is 81 nano 
seconds and the control loop time i s 68 nano seconds. The 
minimum cycle time for this system i s 81 nano seconds. 
eferring to Figure 7, the 290 1 / 2 911 timin g is as 
follo vs: 
Location 
A 
B 
B 
B 
c 
Location 
A 
D 
Data Loop 
Clock to output 
{AM25LS273) 
A,B address select to 
G,P 
{3 least significant 
seq) 
GO, PO to CN+Z 
(AM2902 look ah e ad 
carry ) 
C toY 
(most significan t 
segment ) 
Register s etup 
Control Loop 
Cl ock to outpu t 
(AM2 5LS27 3 ) 
Address s elec t to outp u t 
(AM29l l) 
Time (nsec) 
15 
65 
11 
50 
5 
1 46n seconds 
Time (nsec) 
15 
48 
Location 
E 
A 
30 
Control Loop 
Memory access 
(AM29760) 
Pipeline setup 
Time (nsec) 
55 
5 
123n seconds 
Reviewing the above data, the data loop time is 146 
nano seconds and the control loop time is 123 nano seconds. 
The minimum cycle time is therefore 146 nano seconds. 
Comparison of the two system times, 2901/2911 and 
10800/10801, indicates the 10800/10801 system is faster. 
The largest deviation in the two systems is that of memory 
access time, 55 nano seconds for the 2901/2911 system and 
25 nano seconds for the 10800/10801 s y stem. It is also 
noted that the 10800 microproces sor register file is 
e ternal from the microprocessor but does not add addi- _ 
tional time delays compared to the internal register file 
of the 2901 microprocessor. 
VI. THE RKll DISK DRIVE CON 1TROLLER 
Having presented a brief description of the 2900 
family microprocessor and microprogram control segments, 
the 10800 family microprocessor and microprogram control 
segments, and the 8X02 microprogram sequencer, an 
art1cle demonstrating an application of the 2900 micro-
processor family will be discussed. This article pre-
sents a hardware emulation of a disk drive controller. 
However, prior to presenting t he application, the disk 
controller to be emulated 1s discussed. 
The RKll lS the disk controller used in conjunction 
with the RKOS disk drive to form a disk drive system 
that interfaces with the PDP-11 through a unibus. The 
R.KOS is a moving head disk drive that uses the RK03-KA 
disk cartridge for data storage (10]. This equipment is 
manufactured by the Digital Equipment Corporation. 
The development of the hardware disk drive emulator 
is based upon the ideas of higher density LSI systems, 
and the software emulation of disk drive controllers. 
With the advent of high density LSI system, the total 
number of components required to implement a system has 
been reduced. This provides more cost effective systems 
31 
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and reduces the physical si z e of the system. The 
second deve l opment idea is software emulation. With 
the deve l opment of s egmented microprocessor syst.ems, 
microprogram c ont ro l wa s d e ve loped. With this micro-
program control, a writeable control store memory may 
be used . The contro l s tore memory may then be loaded 
with various system instruction sets, thereby providing 
software emulation . 
To provide hardware emul a tion of the RKll controller, 
the functional areas of b u s con trol, status control and 
disk control are confi gure d as shown in Figure 9 [11,12]. 
The architecture consists o f a unib us interface, a disk 
interface, control and status r e g is t ers, a microprogram 
store, a sequencer , and a mi c rop rocessor. The unibus 
interface provides a l ink be t wee n the microprocessor 
bus ( Bus} and the unibus . The disk interface provides 
a link between the M Bus a n d t he disk. The control and 
status registers provide an interface between the unibus 
and the microprogram cont r o l store. The sequencer con-
sists of three 2911 s egments providing control and 
address information t o t h e microprocessor. The micro-
processor consists of two 290 1 segme nts. 
To understand t h e ope ration of this hardware emula-
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tion, reference is made to the general 2901 rnlcro-
processor/2911 microprogram control architecture of 
Figure 7. In this architecture , the elements of a 
microprocessor, a microprogram sequencer, a micro-
program memory and a pipeline register are combined to 
create a microprocessor system. The architecture of 
the RKll controller consists o f two 2901 microprocessor 
segments, thr~ee 2911 microprogram sequencers, a micro-
prog am memory {control store) , and a pipeline register 
(microprogram register, Figure 9) ~ Communication 
between the microprocessor system and the peripheral 
interfaces, unibus and disk, is provided by an 8 bit 
wide microprocessor bus (M Bus). Microprogram con trol 
storage is accomplished through control and status 
registers, RAM write register file , and a 48 bit data 
bus. The control and status registers provide an inter-
f-ee with the unibus, while the ~1 write registers pro-
vide a temporary storage location for incoming control 
store data. 
The functiona l areas of the RKll controller consist 
of bus control, status control and disk control. The 
bus control provides an interface between the unibus and 
the controller. Address selection, bus control and data 
35 
transfer is provided. The hardware emulator accomplishes 
this task by using the unibus interface, the M Bus, the 
microprocessor, and the sequencer. The unibus interface 
provides · 36 bit parallel input/output port with the 
unibus. The port is separated i nto a 16 bit data field, 
an 18 bit address field, and a 2 bit control field. Data 
transfer operations between the unibus and disk interface 
consist of (1) data being received from the unibus, 
(2) data temporarily being store in t e unibus interface, 
(3) 8 bit bytes transfere o o B s, ( . ) 8 bit bytes 
transfered to the rnicropr cess 
tions, (5) 8 bit bytes r fe e 
c eck calcula-
·sk interface for 
parallel to serial fo 
operations, control · 
sequencer. The seq 
the ddress data is 
memory, and the 
the microprogra -
To provide s 
unibus, seven pr 
These registers 
drive status, wor o t 1..n 
address, and data buffer. 
_ ea 
t e 
of the above 
croprogram 
a c oprogram address, 
e icroprogram 
t r 1 ransfered to 
~~~~~~e register ). 
1 
the RKll and the 
are provided. 
ing functi ons: disk 
tion, bus address, disk 
it . the use of these registers 
36 
the RKll controller i s able t o p e rform four control 
and data transfer fun c tions. Th e control functions 
consist of control reset, seek , d riv e reset, and write 
lock~ whereas the data t r ans f e r f unctions are read, 
write, write check and read c heck. 
The implementation of sta tus control is provided 
by the unibus interface , M Bus, sequ e n cer, and micro-
processor. The seven programmab l e reg isters are con-
tained in the 2901 microprocessor s egments RAM register 
f1le. These registers are loaded from the disk inter-
face or the unibus interface via the M Bus. Load control 
and status response due to changes in t hese registers is 
controlled by the microprogram sequencer. 
The disk control of the RKll is provided to convert 
data into a serial format and to prov i d e a control 
inter£ ce between the disk drive and t h e sta t u s control. 
Status control is based upon the s tate o f the seven 
programmable registers . 
To provide the function o f d isk cont rol, the disk 
~nterface, the M Bus, the micropro cessor and the sequencer 
re used. The disk interface cons i sts of two parallel 
input/output ports and a seria l inte r fac e port. These 
37 
three ports provide an interface with the disk drive. 
The parallel input/output ports are single directional 
with one providing a disk status output and one providing 
disk control input. The disk interface provides a link 
between these ports and the M Bus. The M Bus provid€s 
a link between the microprocessor status registers and 
the disk interface. Control of the M Bus is provided by 
the rn1croprogram sequencer. A second function of the 
disk interface is to provide a parallel to serial data 
formatting operation . This operation is accomplished 
with the use of a first-in-first-out (FIFO) register 
file. Data transfered from the unibus to the disk input 
consist of the following operations: (1) data is loaded 
into the unibus interface from the unibus, (2) the data 
is tr nsfered from the unibus interface onto the M Bus, 
(3) the data is loaded from the unibus into the FIFO, 
(4) the data is converted from parallel data to serial 
data, {5} the data is outputted to the disk drive via 
the serial interface. Control of these operations is 
provided by the microprogram sequencer. 
The discussion of the RKll has centered around hard-
ware ernul tion. In conjunction with this emulation, the 
RKll disk drive controller also provides a writeable 
38 
microprogram memory. This memory may be loaded via the 
unibus, through the status and control registers to the 
microprogram memory (Figure 9) • v~i th this capability, 
the RKll disk drive controller may be used to provide 
software emulation of various disk drive controllers. 
The unibus interface provided for microprogram 
control store operation is referred to as the control 
and status registers, and RAM write registers of Figure 
9. This interface consists of a 36 bit parallel input/ 
output port and a Random Access Memory. The port is 
separated into a 16 bit data field, an 18 bit address 
field, and a 2 bit control field. The memory consists of 
four RM1 devices arranged to provide sixteen 16 bit regis-
ters. Th"s memory 1n turn provides microprogram data buf-
fer reg·sters (RAl- write registers) which drive the RAM 
data (RD) bus. The RD bus is 48 bits wide and provides 
the data path between the unibus interface and the control 
store. 
The control store memory lS 48 bits wide by lK v1ords 
deep The memory control is provided by the sequencer. 
The data input and output ports are bussed together for 
form common input-output lines. These input/output lines 
provide data links with the RD bus and the microprogram 
register 
39 
The loading of the microprogram memory is initiated 
when a control signal is received from the unibus. 
Once this has occured t he sequencer, the RAM write 
registers and the control store memory (microprogram 
memory) are initialized. Data transfer from the unibus 
to the control store memory may then occur. With the use 
of this writeable microprogram memory, the RKll may 
execute whatever microprogram instruction set has been 
loaded. Therefore , the RKll may p rovide the control 
function of the RI<ll controller or different controllers 
as the requirement may arise. 
VII. CONCLUSION 
Elements of the microprocessor systems of the 2900 
family, the 10800 family, the BX02, and the RKll disk 
drive controller have been presented. As mentioned pre-
viously, these data ·Jere assembled through a survey of 
current literature . In concluding this paper, three 
items are noted. They consist of the lack of detailed 
applications available, the implementation of a writeable 
control in the RKll, and the typographical errors noted 
in the RKll article (Reference 11) . 
When the survey was performed, a search was made of 
periodicals, conferences, and similar publications over 
t e past four years. The object was to obtain several 
detailed system applications of the 2900, 10800 and 8X02 
devices. However, the articles found were not to the 
depth required by this paper. These articles generally 
presented an overview of a particular application with 
little attention directed to details. The one article, 
however, that did present these details, was the RKll 
disk drive controller uslng the 2900 family. 
40 
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The second item o f inter e st is t hat of an imple-
mentation of a writeable control store memory in a 
segmented microprocessor s y stem, and the use of this 
segmented LSI architectu r e to minimize the physical 
size of the system . The d iscussion of the RKll disk 
drive controller centered around the hardware emulation 
of a SSI d1sk control l er . The purpose of this emulation 
was t o fold. First, t he u s e of LSI circuitry reduces 
the total number of devices required , and secondly, the 
use of microprogram control a llows t h e development of 
writeable control store memories. For t h is reason, the 
capability of creating an instruc tion set emu l ation of 
various systems is provided. 
The final item of interest is associated with the 
R 1 article (Chapter VI) , and the t ypographical errors 
noted (Reference 12) in tlls article (Refere nce ll). To 
obtain a worl,.ing knowledge of the disk controller , each 
schematic ' "1as reviewed in det a il. This analysis revealed 
tl e following errors . 
1. Figure 8 of refer ence 1 1 - On the lower 
25LS138 device (M bus dest i nation control) 
the R23 line s houl d b e connected to pin 4 
and Vee should b e connected to pin 6. 
42 
2. Figure 4 of reference ll - The microprogram 
register output bus lines show an input bus 
not an output . 
3. Figure 4 of reference 11 - The CP and CLR 
lines of the leftmost 25LS273 device (micro-
program register) were not connected to the 
microprogram clock and LD MCODE L lines. 
4 . Figure 7 of reference 11 - On the topleft 
side, the 8837 device pin 5 is labeled UBGS H. 
It should be labeled UBG6 H. 
ith these corrections to the RKll disk controller 
articl (Refer nee ll) , the des i gn appears to provide an 
e ulatio of the SSI RKll disk controller. 
-43 
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